2021-06-30

https://www.bilibili.com/video/BV14L411p7Zn/
本实验为quartus ii 与modelism联合仿真的实验
代码为module upcount (Resetn, Clock, E, Q;input Resetn, Clock, E;

output reg [3:0] Q;

always @(negedge Resetn, posedge Clock)if(!Resetn)

Q<= 0;

else if (E)

Q<=Q+ l;

endmodule

上一篇:数字IC后端设计实现流程之initial design


下一篇:派生类的析构函数