HDLbits刷题笔记—Lfsr32

Description:

See Lfsr5 for explanations.

Build a 32-bit Galois LFSR with taps at bit positions 32, 22, 2, and 1.

module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 
     always@(posedge clk)begin
        if(reset)
            q=32'h1;
        else
            q<={0^q[0],q[31:23],q[22]^q[0],q[21:3],q[0]^q[2],q[1]^q[0]};
    end

endmodule

 

上一篇:刷完这套题,我才发现Verilog原来如此简单----HDLBits答案汇总


下一篇:HDLBits刷题全记录(二)